A Symbolic Debugger for Powerpc-based Hardware, Using the Engineering Support Processor (esp)
نویسنده
چکیده
For debugging PowerPC-based hardware systems, there is a tool named the Engineering Support Processor (ESP) that accesses and controls the chip via the JTAG interface. With the ESP, a user can debug a target system by starting and stopping it, accessing registers and memory, and so on. However, with ESP alone, it is di cult to symbolically debug programs written in high-level languages such as C. Therefore, we have developed a mechanism for using the GNU debugger (GDB), which is a widely-used symbolic debugger, through the ESP. This mechanism is implemented by a program named GDBserver, which mediates between a host-GDB and the ESP. This report describes its structure and detailed implementation.
منابع مشابه
The New Generation of PowerPC VMEbus Front End Computers for the CERN SPS and LEP Accelerators Control System
The CERN SPS and LEP PowerPC project is aimed at introducing a new generation of PowerPC VMEbus processor modules running the LynxOS real-time operating system. This new generation of front-end computers using the state-of-the-art microprocessor technology will first replace the obsolete XENIX PC based systems (about 140 installations) successfully used since 1988 to control the LEP accelerator...
متن کاملBOA: The Architecture of a Binary Translation Processor
High frequency design and instruction-level parallelism (ILP) are two keys to high performance microprocessor implementation. To achieve these sometimes competing goals, the Binary-translation Optimized Architecture (BOA) aims to bring code translation techniques based on continuous profiling into the mainstream. Initially, code is interpreted to detect code hot spots and gather profile informa...
متن کاملSimulation and Debugging of Full System Binary Translation
We describe full system simulation of DAISY (Dynamically Architected Instruction Set from Yorktown). At runtime DAISY dynamically translates code for a PowerPC processor into code for an underlying VLIW processor. Our style of simulation can also be used in the context of full system emulation à la SimOS and SimICS. Unlike SimOS and SimICS, DAISY emulation is operating system and device indepen...
متن کاملCo-development of Media-processor and Source-level Debugger using Hardware Emulation-based Validation
To exploit the development system with a mediaprocessor as soon as possible, the co-development and co-validation of them is very important. We describe the co-development of a media processor and its sourcelevel debugger, which is necessary to develop multimedia systems. Even though a real chip is available, it takes a long time to validate the functionality of the source-level debugger. Here ...
متن کاملAn evolvable hardware system in Xilinx Virtex II Pro FPGA
In this paper, a new circuit architecture for image filter evolution is proposed. The evolvable system is based on the implementation of a search algorithm in the PowerPC processor which is available in Xilinx Virtex II Pro Field Programmable Gate Arrays (FPGAs). Candidate filters are evaluated in a domain-specific virtual reconfigurable circuit implemented using a reconfigurable logic of the s...
متن کامل